Design of Common-Source/Drain Active Balun Using 90nm CMOS Technology
نویسندگان
چکیده
منابع مشابه
CMOS Design And Single Supply Level Shifter Using 90nm Technology
The design and application of level shifter circuit which is based on single power supply is presented in this paper different from conventional level shifter circuitry. A level shifter may be used to shift any voltage level to a desired level without any leakage current. To reduce the supply routing and layout congestion within the chip whenever level shifting is needed for different voltage i...
متن کاملTunable Balun Low-Noise Amplifier in 65 nm CMOS Technology
The presented paper includes the design and implementation of a 65 nm CMOS low-noise amplifier (LNA) based on inductive source degeneration. The amplifier is realized with an active balun enabling a single-ended input which is an important requirement for low-cost system on chip implementations. The LNA has a tunable bandpass characteristic from 4.7 GHz up to 5.6 GHz and a continuously tunable ...
متن کاملSimulation of Dynamic NBTI Degradation for a 90nm CMOS Technology
The NBTI effect has become the limiting factor for the reliability of p-MOSFETs in the sub-100nm regime. In this work the dynamic NBTI degradation was systematically investigated for a 90nm p-MOSFET by experiment and simulation. For thin gate oxides stressed at low to medium gate voltages the bulk traps can be neglected and NBTI occurs mainly due to the generation of interface traps. Under this...
متن کامل60GHz front-end receiver chain in 90nm CMOS technology
Operation at millimeter-wave frequency, where up to 7GHz of unlicensed bandwidth is available in the 60GHz band, provides an opportunity to meet the higher data rate demands of wireless users. Advancements in silicon technology permit one to consider exploiting the 60GHz band for commercial applications (e.g., short range, wireless HDTV transmission) for the benefit of end users. This could ena...
متن کامل10-bit segmented current steering DAC in 90nm CMOS technology
This special project presents a 10-Bit 1Gs/s 1.2V/3.3V Digital-to-Analog Converter using1 Poly 9 Metal SAED 90-nm CMOS Technology intended for mixed-signal and power IC applications. To achieve maximum performance with minimum area, the DAC has been implemented in 6+4 Segmentation. The simulation results show a static performance of ±0.56 LSB INL and ±0.79 LSB DNL with a total layout chip area ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Engineering Research and Reports
سال: 2019
ISSN: 2582-2926
DOI: 10.9734/jerr/2019/v4i316906